Dr. Qiuyang Lin's VLSI Paper Has Been Accepted

Illustration of the VLSI research theme

Dr. Qiuyang Lin’s latest research on a solid-state nanopore sequencing interface chip has been accepted by VLSI.

The work, entitled “A 16-channel 97pArms 1MHz Bandwidth IC for Solid State Nanopore Sequencing”, presents a fully integrated 16-channel nanopore interface IC for next-generation high-throughput and parallel single-molecule sensing and DNA sequencing systems, achieving a strong combination of high gain, wide bandwidth, low noise, and high energy efficiency.

VLSI Logo

The chip is implemented in 0.13μm CMOS technology, with the following key performance metrics:

  • 16-channel fully parallel readout
  • 20MΩ transimpedance gain
  • 1MHz signal bandwidth
  • 97pArms input-referred noise
  • 1.7mW per channel power consumption

To address the key challenges of solid-state nanopore signals, including fast transients, high noise, and the need for parallel readout, the paper proposes a solution that combines a TIA–equalizer architecture, a hybrid feedback resistor, and an energy-efficient buffer and ADC driver. This design significantly improves system-level integration and energy efficiency while maintaining wide bandwidth, high gain, and low-noise readout performance.

The work further demonstrates parallel detection of labeled DNA translocation events, highlighting the potential of the proposed chip for next-generation genomics, single-molecule sensing, and high-throughput biomedical detection systems.

This achievement also reflects the laboratory’s continued efforts in the following areas:

  • Biomedical sensing interface circuits
  • High-performance analog and mixed-signal integrated circuits
  • Nanopore sequencing chips and systems
  • High-throughput molecular detection electronics

Looking ahead, the laboratory will continue to advance research on high-performance, highly integrated, and intelligent biomedical chips and systems, promoting a complete innovation chain from chip design and packaging to post-silicon validation and real-world system deployment.